1 BCM datasheet errata. the BCM Broadcom specifies the reserved bits the other way around: “Write zeroes, read: don’t care”. Read about ‘Broadcom: Datasheet for BCM ARM Peripherals’ on element14 .com. Broadcom: Datasheet for BCM ARM Peripherals. If you have been following Raspberry Pi project, you may have noticed the dearth of documentation related to Broadcom processors.

Author: Maucage Akilkis
Country: Venezuela
Language: English (Spanish)
Genre: Life
Published (Last): 1 June 2009
Pages: 488
PDF File Size: 18.76 Mb
ePub File Size: 13.55 Mb
ISBN: 173-9-74052-447-6
Downloads: 7461
Price: Free* [*Free Regsitration Required]
Uploader: Shakat

And by specifying “read: The hardware was changed detecting “half full” was difficult? This bit would be useful if it signified more than half full. However the exact speed of the APB clock is never explained. There is amiguity on what register bits can be modified while the I2S system is active. The second block, with functions starting: The register reads as 0x after reset.

BCM datasheet errata –

This had lead to a confusing picture. That is the values in column “min output freq” are the maximum output frequency values and the values in column “max output freq” are the minimum output frequency values [check: The “description” is then SPI The CDIV value is documented as “must be a power of 2”.


If you expand the hardware the hardware may be enhanced and do “different things” if you write ones to the previously “reserved” bits.

This is the correct way to do it. The quality of the datasheet is high. Under rare situations this may result in “lost” clocks while MOSI still shifts out the data!

Near the bottom of the page RXR. Does this mean, that the SYNC bit can browdcom be changed at runtime as well? Allusions to the APB clock domain are made.

This page was last edited on 9 Julyat This shows a bit pattern of as alternative function 3. The way it is written now, this bit is just the same as bit RXF, except that the TA bit is anded into this one. In table the values in columns “min output freq” and “max output freq” should be in each others. They should both read “If this bit cleared no new symbols will be How do these combine??? Introduction This test application is intended to present a simple to understand user space test application that can be used to control the output of the Raspberry PI I2S bus.

There is a space in ” full ” that would hint at that the word “half” was taken away. Link to it via two control blocks on the primary chain. Switch on option for linking, so cross-references and table of contents can be jumped through. Privacy policy About eLinux. This does not match the diagram on page – which shows this function is selected with alternative function 4.


Some of the tables from the datasheet have been reproduced here. If 1 the receiver shift register is NOT cleared.

If you follow the datasheet, and bcm28835 zeroes as specified to the reserved bits, the hardware guys can make sure you’re not going to run into surprises. If 1 the data is shifted in starting with the MS bit. Two bits high would be consistent with TX empty and RX groadcom.

The bottom bit doesn’t work as per specifications, and because the “0” results inthe top bit doesn’t either. It also “does the right thing” with reserved bits.

Raspberry Pi Releases BCM2835 Datasheet for ARM Peripherals

Not as “half the maximum”. Possibly the “choice” hasn’t been specified. The partial datasheet was published here:

Subscribe US Now